IN THE CLAIMS:

Please amend the claims as follows:

1. (Currently Amended) A method of designing a semiconductor integrated

3

circuit, comprising the following steps:

a first step for determining [[the]] a number of clocks different in delay amount,

which are used for verification of a circuit design of the semiconductor integrated

circuit upon the circuit design thereof, and determining delays in the clocks on the

basis of pre-set conditions for constraints of timings;

a second step for allocating clocks supplied to respective circuits; and

a third step for optimizing [[the]] timings on the basis of a list obtained by the timing

constraint conditions and the clock allocation, and determining whether results of

analyses of the respective timings correspond to violation of the constraints of

timings,

wherein the optimization of the timings is repeated according to the constraint

violation of the constraints of timings.

2. (Currently Amended) A method according to claim 1, further comprising the

steps:

a fourth step for generating the clocks different in the delay amount for the

verification of a layout design of the semiconductor integrated circuit upon the layout

design thereof;

a fifth step for adjusting skews [[every]] for each of said different clocks;

a sixth step for adjusting delays respectively included in the clocks to the determined

clock delays upon the layout design, respectively; and

Docket No. 740756-2063 Serial No. 09/436,984 Page 4

a seventh step for making an adjustment to a layout that satisfies the timing constraint conditions upon the layout design and determining whether analytical results of the respective timings correspond to the constraint violation,

wherein the layout adjustment is repeated according to the constraint violation.

- 3. (Currently Amended) A method according to claim 1, further comprising an eighth a step for adjusting the [[value]] delay of each of the clocks elock delays again according to the constraint violation when the constraint violation exists in the third step.
- 4. (Currently Amended) A method according to claim [[1]] 2, further comprising a [[ninth]] step for adjusting delays set [[every]] for said clocks according to the constraint violation when the constraint violation occurs in the seventh step.
- 5. (Currently Amended) A method according to claim 1, which adds a delay taken up to the output of data at a starting point where the data is outputted, a time interval required to set up the data, a delay developed with a path between respective eircuits and a delay in the clock to be used, and determines 4, wherein adjusting the delays comprises adding an internal delay at a starting point where data is outputted, and determining the allocated clock delays according to the difference between the added value and the cycle of the clock.